UK Patent Application (19) GB (11) 2 046 514


Δ


- (21) Application No 8007113
- (22) Date of filing 3 Mar 1980
- (30) Priority data
- (31) 28421
- (32) 9 Apr 1979
- (33) United States of America (US)
- (43) Application published 12 Nov 1980
- (51) INT CL³ H01L 23/48
- (52) Domestic classification H1K 1CB 4C11 4C1M 4C1U 4C23 4C3E 4C3G 4C5M 4F11G 4F9 5E2 5E4
- (56) Documents cited GB 1547463 GB 1538015 GB 1469085 GB 1326758 GB 1272788 GB 1245710 GB 1159393 GB 950041
- (58) Field of search H1K


- (71) Applicants
 Raytheon Company,
 141 Spring Street,
 Lexington,
 Massachusetts 02173,
- United States of America (72) Inventors Bert S. Hewitt Robert P. Thomas Richard M. Healy
- (74) Agents
 Reddie & Grose


(54) Semiconductor device


(57) A field effect transistor device comprises a semiconductor layer 14' on a semi-insulating substrate 12'. Source, gate 16' and drain 20' electrodes have portions extending over the layer 14' and contacts 40 (source), 42 (drain) and 44 (gate) to all three electrodes xtend through the substrate so that the transistor device can be mounted directly on a microstrip circuit with the gate and drain contacts connected to microstrip conductors 56 and 54 and the source contact connected via . conductor 52 to the ground plane 53 on the underside of the microstrip substrate 58. The use of wire bonding from semiconductor electrodes to microstrip conductors is eliminated.





























Semiconductor device

5 This invention relates generally to semiconductor devices and more particularly to semiconductor devices adapted to operate at microwave frequencies.

As is known in the art, a field effect transistor is a semiconductor device which can be adapted to operate at microwave frequencies. Such a device generally includes a suitable semiconductor, such as gallium arsenide, having formed therein a source region, a drain region and a gate region disposed between the source and drain regions. Source and drain electrodes are formed over a surface of the semicondictor in ohmic contact with the source and

posed over the surface of the semiconductor, is,

20 however, formed in rectifying contact with the gate
region. The field effect transistor being so formed
may then be interconnected with a microstrip circuit
by wire bonding the source, drain and gate electrodes to conductors of the microstrip circuit. In

drain regions. A gate electrode which is also dis-

25 another type of field effect transistor, one adapted to operate at relatively high power levels, a plurality of source electrodes has a corresponding one of a plurality of drain electrodes disposed between corresponding pairs of source electrodes. The drain elec-

30 trodes are interconnected by a suitable conductor formed on an upper surface of the semiconductor. Each one of a plurality of gate electrodes is disposed on the upper surface between a drain electrode and a corresponding one of the source electrodes. The

35 gate electrodes are interconnected by a sultable conductor also formed on the upper surface of the structure. In one type of high power field effect translistor the source electrodes are interconnected by a common conductor formed on the bottom surface of

40 the semiconductor. Each source electrode is connected to the common conductor through a hole filled with a plated metal conductor which passes through the semiconductor to electrically interconnect the source electrode and the common conductor.

In either one of the field effect transistors described the transistor is generally interconnected with a microstrip circuit by wire bonding the drain and gate electrodes to strip conductors of the mic-

50 rostrip circuit. The wire bonding, however, requires that the wire conductors generally pass over, or bridge, air gaps between the edge of the semiconductor and the adjacent edge of the microstrip circuit, th reby causing undesirable impedance mis-

55 matching and concomitant radiation of microwav energy. Furtherm re, at microwav frequencies the length of the wire and the position of the bond have significant effects on the electrical characteristics of the field effect transist r-microstrip circuit combina-

60 tion, hence the use of wire bonding requires that, for good reproducibility between devices, both th length of the wire and the position of the bond be substantially the same for all devices requiring matched characteristics. Also, at microwave fre-

unwanted parasitic oscillations. Still further, the use of wire b inding generally requires that the device packag be relatively large in order to accommodate the interconnecting wires.

70 According to the present invention, there is provided, a semiconductor device, comprising a substrate structure including a semiconductor, first and second electrodes in ohmic contact with the semiconductor, a third electrode for controlling the flow

75 of change carriers between the first and second electrodes, and two electrical conductors extending through the substrate structure, each electrical conductor being electrically connected to a corresponding one of two of the first, second and third electrodes.

Preferably a third electrical conductor extends through the substrate structure and is electrically connected to the remaining one of the first, second and third electrodes.

In a microstrip circuit a dielectric substrate is used to support a ground plane conductor and two microstrip conductors, each conductor having a c ntact region disposed on a surface of the dielectric. In a preferred embodiment at least two of the said electrical conductors are disposed on and electrically connected to a corresponding two of the microstrip circuit contact regions.

Because the semiconductor device electrodes are connected directly to the contact regions of the microstrip circuit, mismatches caused by bonding wires across air gaps between the semiconductor device and the dielectric are reduced and spurious oscillations caused by inductive coupling of the wire bonds are eliminated. Furthermore, because wire bonds are not required, the reproducibility of the combined semiconductor device microstrip circuit is improved.

semiconductor device microstrip circuit is improved.

Still further, the semiconductor device can be fitted into a smaller package.

The invention will be described, by way of exam-

The invention will be described, by way of exam-105 ple, with reference to the accompanying drawings, in which:

FIGURE1 is a diagrammatic sketch of a field effect transistor;

FIGURE 2 is a plan view of a field effect device according to the invention;

FIGURE 3 is a cross-sectional view of the field effect device of Figure 2 taken along line 3-3;

FIGURE 4 is a cross-sectional view of the field effect device of Figure 2 taken along line 4-4;

115 FIGURE 5 is a plan view of a microstrip circuit; FIGURE 6 is a cross-sectional view of the microstrip circuit of Figure 5 taken along line 6-6;

FIGURE 7 is a plan-view of the field effect device of Figure 2 connected to the microstrip circuit f Figur 120 5:

FIGURE 8 is a cross-sectional view of the field effect device and connected microstrip circuit of Figure 7 taken along line 8-8;

FIGURE 9 is a cross-sectional view of the field 125 effect transistor and connected microstrip circuit of Figure 7 taken along line 9-9;

FIGURE 10 is a plan view of an alternative embodiment of a field effect device according to the invention:

CICI IDE 11 in a arrange continual view of the field

effect device of Figure 10 taken along line 11-11; FIGURE 12 is a cross-sectional view of the field eff ct d vice of Figure 10 taken along line 12-12; FIGURE 13 is a plan view of a microstrip circuit; FIGURE 14 is a cross-sectional view of the microstrip circuit shown in Figure 13 taken along line 14-14; FIGURE 15 is a plan view of the field effect device of Figure 10 connected to the microstrip circuit of

Figure 13:

FIGURE 16 is a cross-sectional view of the field effect device of Figure 10 and connected microstrip circuit of Figure 13 taken along line 16-16 of Figure

FIGURE 17 is a plan view of an alternative embod-15 iment of the invention wherein a plurality of field effect devices of the type shown in Figure 10 are connected to a microstrip circuit; and

FIGURE 18 is another alternative embodiment of the invention wherein a plurality of field effect 20 devices are formed on a common substrate and are connected to a microstrip circuit.

Referring now to Figure 1, a diagrammatic sketch is shown of a field effect transistor (FET) 10 having a single crystal substrate 12, here a gallium arsenide. 25 semi-insulating substrate on which is grown an epitaxial semiconductor layer 14 of n-type conductivity gallium arsenide. Gate, source and drain electrodes 16, 18, 20 are formed on a surface of the semiconductor layer 14. The source and drain elec-30 trodes 18, 20 are in ohmic contact with the semiconductor layer 14. The gate electrode 16 forms a rectifying metal-semiconductor contact, or Schottky barrier, with the semiconductor layer 14, rather than being in ohmic contact with such layer 14. Because 35 the gate electrode 16 forms a Schottky barrier with the semiconductor layer 14, the portion 19 of the n-type semiconductor layer 14 under the gate electrode 16, is depleted of electrons when a negative voltage from a supply 22 is applied between the 40 source and gate electrodes 18, 16. The depth of this electron depleted zone (i.e. the depletion zone) increases as the reverse bias voltage 22 increases. By superimposing a signal voltage on the gate electrode 16, as from a suitable R.F. (radio frequency) 45 source 24, here in the microwave band, a modulation of the depth of the depletion zone is produced. (It is also noted that such modulation also modulates the height of the conducting region below the gate electrode, sometimes referred to as the channel.) 50 Because of the modulation in the depth of the depletion zone and the corresponding modulation of the

load 26 through a supply 27, as shown. Ref rring now to Figures 2, 3 and 4, a field effect transistor 10' is sh wn to include a substrate struc-60 ture 11 (Figure 1) having a semi-insulating, gallium arsenide, single crystal substrate 12' and an epitaxially grown, n-type conductivity, gallium arsenide semiconductor layer 14', as shown. The semiconductor layer 14' provides the active region for the 65 transistor 10'. The resistivity of the substrate 12' is,

cross-sectional area presented to electron flow, the

modulated. Since the gate electrode 16 is reverse-

ulating signal. The drain electrode is connected to a

source drain current (indicated by the arrow) is

55 biased a high impedance is pr sented to the mod-

for example, greater than 10° ohm-cm. The semiconductor layer 14' is doped with an n-typ dopant, such as silicon or sulphur, to have a d nor concentration of about 10¹⁷ carriers p r CM³. The transistor 70 device 10' has a pair of source electrodes 18' formed on and in ohmic contact with the upper surface f the semiconductor layer 14'. A portion of a drain electrode 20' is also disposed over the upper surface of the semiconductor layer 14', such a portion of th 75 drain electrode also being formed in ohmic contact with the semiconductor layer 14'. The remaining portion of the drain electrode 20' is disposed on the surface of the substrate 12', as shown. Portions of a gate electrode 16' are formed over the semiconduc-80 tor layer 14' and form Schottky barriers therewith, as shown. The remaining portions of the gate electrode 16' are disposed on the surface of substrate 12', as shown. The gate electrode 16' has a pair of fingers disposed between the source electrode 18' and the 85 drain electrode 20', as shown.

Having formed gate, source and drain electrodes 16', 18' and 20', vias or holes 32, 34 and 36 are chemically etched from the bottom surface (i.e. from th surface of the semi-insulating gallium arsenide subs-90 trate 12') through the substrate 12' and the semiconductor layer 14' to expose bottom portions of the source electrodes 18, as shown, and through the substrate 12' to expose bottom portions of the gate and drain electrodes 16', 20', respectively, as sh wn. 95 Bottom portions of the substrate 12', the sides of the vias or holes 32, 34, 36 and the exposed bottom portions of the gate, source and drain electrodes 16', 18' and 20' are covered with an evaporated conductive layer 38, here gold. The conductive layer 38 is then 100 patterned into strips, as shown, using conventional photolithographic-chemicaletching techniques. The patterned conductive layer 38 is then increased in thickness (here to a total thickness of approximately 0.038 mm) by plating an additional layer of a suitable 105 conductive metal 41, here gold, to form source, drain and gate contacts 40, 42, 44, as shown.

Referring now to Figures 5 and 6, a microstrip ircult 50 Is shown to include three strip conductors 52, 54, 56, here gold, plated on a dielectric substrate 58, 110 here beryllium oxide. As shown in Figure 6, a conductive layer 53, here gold, is plated on the bottom surface of the substrate 58 to provide a ground plane of the microstrip circuit 50. The edges 55 of the strip conductor 52 are electrically connected to the 115 ground plane (i.e. the conductor 53) by plating around the sides of the dielectric substrate 58 with a suitable conductor 57, here gold. It is noted that the ends of the strip conductor 52 are flared to increase the length of the edges 55 being plated thereby, to 120 provide good electrical connection to the ground plane conduct r 53 by th plated conductor 57.

Referring now to Figures 7, 8 and 9, the field effects device 10' is lectrically and mechanically connected to the microstrip circuit 50 by bonding (e.g. by sol-125 dering) the source, drain and gate contacts 40, 42, 44 onto the strip conductors 52, 54, 56, respectively, as shown. The source electrodes 18' are thus also electrically connected to the ground plane (i.e. the conductor 53) of the microstrip circuit 50, as shown. It is 130 noted that the field effect device 10' is thus directly

bonded to the microstrip circuit 50 without the use of wire bonds.

Ref rring now to Figures 10, 11 and 12, a field effect transistor device 100 is sh wn t includ a plurality of field effect transistors connected in parallel. The device is adapted for use in relatively high power applications. In particular, the deivce 100 includes a semi-insulating, gallium arsenide substrate 112 and an epitaxially grown, n-type conductiv-10 ity gallium arsenide semiconductor layer 114. The total thickess of the substrate 112 and the epitaxial layer 114 is here approximately 0.038mm. The device 100 has a plurality of, here three, source electrodes 118a, 118b, 118c formed in ohmic contact 15 with the upper surface of the semiconductor layer 114. A portion of the drain electrode 120 is also disposed over the upper surface of the semiconductor layer 114. The drain electrode 120 is formed with finger-shaped drain electrodes 120a, 120b, which are 20 in ohmic contact with portions of the semiconductor layer 114 disposed between adjacent pairs of the source electrodes 118a, 118, 118c. Thus, the drain electrode 120a is disposed between the source electrodes 118a and 118b, as shown, and the drain elec-25 trode 120b is disposed between the source electrodes 118b, 118c, as shown. The remaining portions of the drain electrode 120 are disposed on the substrate 112, as shown. A portion of the gate electrode 116 is formed over the semiconductor layer 114, with 30 finger-shaped gate electrodes 116a, 116b, 116c, 116d disposed between the source electrodes 118a-118c and the drain electrodes 120a, 120b, as shown. In particular, gate electrode 116a is disposed between source electrode 118a and drain electrode 120a; gate 35 electrode 116b is disposed between source electrode 118b and drain electrode 120a; gate electrode 116c is disposed between source electrode 118b and drain electrode 120b; and gate electrode 116d is disposed between source electrode 118c and drain electrode 40 120b, as shown. The gate electrodes 116a-116d form a rectifying metal-semiconductor contact (or Schottky barrier) with the semiconductor layer 114 as described above in connection with Figure 1. The remaining portions of the gate electrode 116 are dis-

45 posed on the substrate 112, as shown. Having formed the source electrodes 118a-118c, drain electrodes 120, 120a, 120b and gate electrodes 116, 116a-116d on the upper surface of the semiconductor layer 114, vias or holes 134a-134c are chemi-50 cally etched from the bottom surface, (i.e. from the bottom surface of the semi-insulating, gallium arsenide substrate 112) through the substrate 112, and the semiconductor layer 114 to expose bottom portions of the source electrodes 118a, 118b, 118c. In 55 addition, vias or holes 132 and 130 are chemically etched through the substrate 112 to exp s a bottom porti n of the gate electrod 116, and a bottom p rtion of the drain electrode 120, as shown. Portions of the substrate 112, the sides of the vias rh les 60 134a;-34c, 132, and 130 and the exposed portions of the electrodes 118a, 118b, 118c, 116, and 120 are covered with an evaporated layer 138 of a suitable metal, here gold. The evaporated layer 138 is, after

being patterned, as described above, then increased

65 in thickness (here to a total thickness of approxi-

mately 0.038mm) by plating an additional layer of a suitable metal, here gold, to form the source, drain and gate contacts 120, 142, 144, as shown.

and gate contacts 120, 142, 144, as shown. Ref rring now to Figures 13 and 14, a microstrip 70 circuit 50' is shown to include three conductors, 52', 54', 56', formed on a dielectric substrate 58', here alumina. As shown in Figure 14, a conductive layer 53, here gold, is plated on the bottom surface of the substrate 58'. The conductive layer 53 is deposited 75 into a surface of a gold plated copper carrier 55, as shown. The conductive layer 53 is then soldered to the carrier 55. A hole is then formed from the upper surface of the substrate 58' through such substrate 58' to the layer 53 (or to the carrier 55). The hole may 80 be formed in any conventional manner, as by laser drilling. The hole is then filled with an electroplated copper conductive material 57 to provide good electrical and thermal conductivity to carrier 55. The conductive material 57, together with the conductive 85 layer 53, provides the ground plane for the microstrip circuit 50'. The upper surface of the copper filling material 57 is then lapped to provide a smooth upper surface on the substrate 58'. The lapped copper surface is then gold plated to form the conductor 52'. 90 The strip conductors 54', 56' are also formed, here also by gold plating, as shown in Figure 13. It follows, then, that conductor 52' is electrically connected to the ground plane of the microstrip circuit. Alternatively, the microstrip circuit 50 described in connection with Figures 4 and 6 may be used. As shown in Figures 15 and 16, the field effect device

100 is connected to the microstrip circuit 50' by disposing the source, drain and gate contact 140, 142, 144, respectively, on, and directly bonding them 100 (here by soldering) to, the strip conductors 52', 54', 56', respectively, as shown. It is noted that the field effect device 100 is thus directly bonded to the microstrip circuit 50' without the use of wire bonding.

Figure 17 shows a plurality of field effect devices 105 100a-100c formed on separate substrates and connected in parallel to a microstrip circuit 150. Figure 18 shows a plurality of field effect devices 100a'-100c' formed on a single substrate and interconnected with a microstrip circuit 150'.

110 CLAIMS

A semiconductor device, comprising a substrate structure including a semiconductor, first and second electrodes in ohmic contact with the semiconductor, a third electrode for controlling the flow of charge carriers between the first and second electrodes, and two electrical conductors extending through the substrate structure, each electrical conductor being electrically connected to a corresponding one of two of the first, second and third electrodes.

As miconductor device according to claim 1, including a third electrical conduct rext nding through the substrate structure and being electrically connected to the remaining one of the first, second and third electrodes.

A semiconductor device according to claim 1 or 2, wherein the substrate structure includes a semi-insulating substrate supporting the semiconductor on one surface thereof, and wherein the electrical conductors extend through the semi-insulating

substrate

- A semiconductor device according to claim 1 or 2, wh rein the substrate structure includes a single crystal substrate with a semiconductor region therein.
- A semiconductor device according to any one of claims 1 to 5, wherein there is a plurality of second electrodes and the third electrode has portions controlling the flow of charge carriers between the first
 electrode and the respective second electrodes, and wherein a plurality of the conductors extend through the substrate structure to the second electrodes respectively.
- 7. A semiconductor device according to any of 15 claims 1 to 6, wherein a plurality of portions of the first and third electrodes are interdigitated with a plurality of the second electrodes, and wherein a plurality of the conductors extend through the substrate structure to the second electrodes respectively.
- 8. A semiconductor device according to any of claims 1 to 7, further comprising a microwave structure, including a dielectric substrate, a ground plane on one surface of the dielectric and having a contact region, two microstrip conductors having contact regions disposed on a second surface of the dielectric substrate, and wherein at least two of the said electrical conductors are disposed on and electrically connected to two of the contact regions.
- A semiconductor device according to claim 8,
 insofar as dependent on claim 2, wherein the said third electrical conductor is electrically connected to the raminaing one of the contact regions.
- A field effect transistor comprising a substrate structure including a semiconductor, source,
 drain and gate electrodes disposed on a surface of the semiconductor, and source, drain and gate electrodes extending through the substrate structure to the corresponding ones of the source, drain and gate electrodes.
- 40 11. A field effect transistor according to claim 10, further comprising a microwave structure including a ground plane on one surface of a dielectric substrate, and two microstrip conductors on the other surface of the dielectric substrate, the substrate structure and dielectric substrate being sandwiched together with the source, drain and gate conductors connected to contact regions, on the said other surface, of the ground plane and two microstrip conductors.
- 12. A semiconductor device substantially as hereinbefore described with reference to Figures 1 to 9 or Figures 1 to 9 as modified by Figures 10 to 12 or 13 to 17 or 17 or 18 of the accompanying drawings.

Printed for Her Majesty's Stationery Office by The Tweeddale Press Ltd., Berwick-upon-Tweed, 1980. Published at the Patent Office, 25 Southampton Buildings, London, WCZA 1AY, from which copies may be obtained.